Adder

A half adder can add two bits. It has two inputs, generally labeled **A** and **B**, and two outputs, the sum S and carry C. S is the two-bit XOR of A and B, and C is the AND of A and B. Essentially the output of a half adder is the sum of two one-bit numbers, with **C** being the most significant of these two outputs.

A full adder is capable of adding three bits: two bits and one carry bit. It has three inputs - A, B, and carry C, such that multiple full adders can be used to add larger numbers. To remove ambiguity between the input and output carry lines, the carry in is labelled C_i or C_{in} while the carry out is labelled C_o or C_{out}.





1 0 1

1 1

1

1 0 1

1

Full Adder



VHDL CODE

_____ H Adder.vhdl

=========

library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL;

-- Hendra Kesuma

```
entity Half Adder ent is
  Port (A Half: in std logic;
       B Half : in std logic;
       S Half : out std logic;
       C_Half : out std_logic);
end Half Adder ent;
```

architecture Half_Adder_arch of Half_Adder_ent is begin process(A_Half, B_Half) begin S Half <= (A Half xor B Half); C_Half <= (A_Half and B_Half); end process; end Half_Adder_arch;

VHDL CODE

```
Full Adder.vhdl
```

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Hendra Kesuma

```
entity Full Adder ent is
  Port (A Full : in std logic;
       B_Full : in std logic;
       C In : in std logic;
       S Full : out std logic;
       C Out : out std logic);
end Full Adder ent;
architecture Full Adder arch of Full Adder ent is
component Half Adder ent
port(
   A Half : in std_logic;
   B Half : in std logic;
   S Half : out std logic;
   C Half : out std logic);
end component;
 signal Wire1 : std_logic;
 signal Wire2 : std logic;
 signal Wire3 : std_logic;
begin
 Half Adder 1: Half Adder ent
 port map(
   A Half => A Full,
   B Half => B Full,
   S Half => Wire1,
   C Half => Wire2
   );
 Half Adder 2: Half Adder ent
 port map(
   A Half => Wire1,
   B Half => C In,
   S Half => S Full,
   C Half => Wire3
   );
```

C_Out <= (Wire3 or Wire2);

end Full_Adder_arch;

TESTBENCH CODE

tb_Full_Adder.vhd

LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL;

-- Hendra Kesuma

ENTITY full_adder_ent_tb_Full_Adder_vhd_tb IS END full_adder_ent_tb_Full_Adder_vhd_tb;

ARCHITECTURE behavior OF full_adder_ent_tb_Full_Adder_vhd_tb IS

COMPONENT full_adder_ent PORT(A_Full : IN std_logic; B_Full : IN std_logic; C_In : IN std_logic; C_Out : OUT std_logic; C_Out : OUT std_logic;); END COMPONENT; SIGNAL A_Full : std_logic; SIGNAL B_Full : std_logic; SIGNAL S_Full : std_logic; SIGNAL S_Full : std_logic; SIGNAL C_Out : std_logic;

BEGIN

-- *** Test Bench - User Defined Section ***

tb: PROCESS BEGIN A_Full \leq '0' after 0 ns, '1' after 10 ns, '0' after 20 ns, '1' after 30 ns, '0' after 40 ns ; B_Full <= '0' after 0 ns, '1' after 5 ns, '0' after 10 ns, '1' after 15 ns, '0' after 20 ns, '1' after 25 ns, '0' after 30 ns, '1' after 35 ns, '0' after 40 ns; C In $\leq 0'$ after 0 ns, '1' after 20 ns; wait; -- will wait forever END PROCESS: -- *** End Test Bench - User Defined Section ***

```
END;
```

RTL Schematic



SIMULATION



RTL Schematic

